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ANALYSIS AND PERFORMANCE OF PARALLELING CIRCUITS 
FOR MODUIAR INVERTER-CONVERTER SYSTEMS 
by A r t h u r  G. Birchenough  and  Francis  Gourash 
Lewis Research Center 
SUMMARY 
Modular  high-power  solid-state  inverter  and  converter  systems  were  developed  on 
contract  using  high-frequency  pulse-width-  modulated  inverters  and  converters.  The 
modular  concept  permits  paralleling of modules  for  increased  system  power.  Parallel- 
ing  circuits  are  required  to  share  the  load among  the  modules.  The  paralleling  circuits 
developed and an analysis of their  requirements,  including test results,   are  presented 
in this report. 
The  circuits  use  feedback  techniques and  can be  used  to  parallel  any  number of 
modules.  Only two interconnections are required  for  converter  paralleling and five  for 
the  inverters.  Experimental  data show the  load  sharing  will  be  within 5.6 percent of 
rated  load  for  the  inverters and 7 .4  percent  for  the  converters  for  an  initial  output 
voltage  difference of 5 volts.  The  circuits  can  be  disabled  for  nonparallel  operation  and 
have  no  noticeable  effect on the  transient  performance. 
INTRODUCTION 
The  parallel  operation of static  inverter  and  converter  systems  generally  requires 
additional  circuitry  to  force  load  sharing  among  the  paralleled  inverters  or  converters. 
This  report  discusses  the  requirements,  design,  and  performance of two paralleling 
circuits  developed  for  use  with  an  ac o r  dc  power  system  which  uses  transistorized 
high-frequency  pulse-width-modulated  conversion. 
A program w a s  initiated  to  develop  high-power  three-phase  400-hertz  ac and dc  
power  systems.  The  modular  approach  to  inverter-converter  packaging  requires  the 
paralleling of standard  inverter-converter  modules in order  to  obtain  the  desired  system 
power  output level. 
The  modular  approach  provides  flexibility  in  designing  to  specified  power  levels 
because  system  capacity  can be changed  by  adding o r  deleting  standardized  inverter 
and  converter  modules. It can  also  reduce  development  time and costs,   since developed 
and  tested  off-the-shelf  modules  can be used,  and it should  facilitate  maintenance 
through  the  use of standard  replacement  modules,  particularly  in  manned  missions 
where  such  maintenance is feasible. 
The  paralleled  module  approach,  however,  requires  the  use of control,  protection, 
and load-division circuits. The overall program included development of breadboards 
of the  basic  inverter  and  converter  circuits,  automatic  paralleling,  control and protection 
circuits, and a visual  annunciator  to  monitor  system  operation.  The  basic  design and 
construction  was  performed by the  Westinghouse  Research and  Development  Labora- 
tories,  Pittsburgh,  Pennsylvania, and the  Westinghouse  Aerospace  Electrical  Division, 
Lima, Ohio, under Contract NAS3-9429. Design modifications and testing were then 
performed at the  Lewis  Research  Center.  This  report is concerned only with the 
paralleling  circuits, and a description of the operation of the  circuits is presented. The 
breadboard  circuits  were tested, and the  results were compared  to  the  analytical  pre- 
dictions. 
The  basic  inverter-converter  circuits and the  modular  concept  have  been  reported 
(refs. 1 and 2) .  Each  basic  inverter o r  converter  module  was  rated  for 833 watts, 
single-phase  ac at 120 volts, 400 hertz,  o r  150 volts  dc.  The  ac  modules could be con- 
nected for  three-phase  operation.  The  design  goal  was  to  develop  paralleling  circuits 
using  feedback  techniques  to  obtain  current  balance  within 10 percent of the  rated  full- 
load  current of each  module. 
PARALLELING CONSIDERATION FOR INVERTER-CONVERTER SYSTEMS 
Design of a paralleling  cirucit  requires an analysis of the  parameters  which  affect 
load  sharing. A general  dc-dc o r  dc-ac  converter  system is represented in figure 1 .  
It  consists of an  ideal  converter, its internal  impedance Zint, and a feedback system. 
The  ideal  converter is a gain block K1, which  amplifies  the  feedback  voltage VF. 
Block K2 is an  attenuator  for  the  output  voltage,  which is compared  to  the  reference 
o r  set point V The  paralleling signal V is also added  in at this  point.  The  ideal 
converter output voltage is also affected by the supply voltage Edc. This effect is 
represented by (aEint)/(aEdc)Edc, where Eint is the Thevenin equivalent voltage, and 
_Z int 
Io is the  average of all the paralleled converter output currents. The Thevenin equiv- 
SP' P 
is the Thevenin equivalent impedance. The converter output current is Io, and 
2 
Figure 1. - Block representation of a converter. 
d e n t  voltage Eint can be expressed  in  terms of the  quantities  shown  in  figure 1: 
+ (Io - To)Kg - V 1 + - aEint 
SP Ed c 
aEdc 
and 
These  equations  can  be  used  to  analyze  the  effects of any or  all of the  parameters 
on the  current  sharing. If all these  parameters are equal  for all the  paralleled con- 
ver ters ,  then there  would be  no  unbalance and  a  paralleling  circuit would not  be re- 
quired.  The  following  analysis is concerned  only  with  the  effect of the  output  voltage set 
point V since it is the major cause of unbalance for this inverter-converter system. 
the Ath converter  and  the  gains  and  impedances are considered  equal (i. e. ,  
K1,A = K1,B = K1 and Zint,A - Zint,B - Zint, etc. ), then 
SP' 
If equations (1) and  (2) are written  with  the  subscript  A  to  denote a parameter of 
I 
I 
3 
and 
L et 
then X is the average, and from equation (3)  
= KlpoK2 - vSp] +- a Eint - 
Ed c 
a Edc 
and  from  equation (4) 
a Eint +- (Edc,A - Edc) 
a Edc 
I 
(7) 
and 
- 
e 0, A - eo = Eint, A - Eint - (Io, A - Io)'int 
I " 
(8) 
When the  converters are paralleled,  the  input  and  output  busses are connected  together, 
4 
so = e 
duce to 
- 
o ,  = eo and  Edc,A = Edc, = Edc. Therefore, equations (7) and (8) re- 
- 
- - 
Eint,  A - Eint = K1 k o ,  A - ' 0 ) ~ 3  - (vsp,  A - 'sp)] 
- 
and 
If we  define AXA = XA - X and combine equations (9) and (lo), - 
K1 *'sp,A 
KlK3 - 'int 
'Io, A = 
where AI is the  unbalance  current.  The  unbalance  current is zero only if AV is 
zero,  and  the  unbalance is proportional  to AV Typically K1K3 much larger  than 
'int, so 
0, A SP 
SP' 
Avsp 
K3 
AI N -
0, A 
An approximately  parallel  discussion is given  in  references 3 and 4. 
DC TO DC CONVERTER PARALLELING 
The  converter  paralleling  circuit  developed is shown in  figure 2. It consists of a 
current  transducer  which  produces a voltage  proportional  to  the  converter  output  current. 
This  voltage is then  compared  to  the average of all the  paralleled  converter  current 
transducer  outputs,  and  the  difference is amplified. 
The  current  transducer  uses a push-pull  magnetic  amplifier  (mag-amp)  consisting of 
saturable transformers T1 and T2. Transformer T3 supplies the excitation, a 
10-kilohertz  square  wave.  The  variable  resistor R1 is used  to  adjust  the  mag-amp bias 
current  to  linearize  the  transducer  output.  The  voltage  across R2 is proportional  to  the 
converter  output  current.  Point Y, one end of RZ, is connected  to  the  point Y on each of 
the  other  paralleling  circuits.  The  voltage at point Y, referenced to ground, is propor- 
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Figure 2. - Load unbalance  sensing  circuit  for dc to dc converter. 
regulator 
tional  to  the  average  output  current of the  paralleled  converters. If a particular con- 
verter's  output is not  equal  to  the  output of the  other  converters, it will have  an e r r o r  
voltage from point X to  ground.  This  error is amplified by Q2 and combined with the 
output voltage feedback signal. In the initial setup R3 is adjusted for equal voltages at 
point X,  before  the Y's are tied  together, and R5 is adjusted  for  the  correct  converter 
output  voltage  before  paralleling.  The  forward  biased  diode  CR3  provides  temperature 
compensation  for  the  base  emitter  voltage of Q2. 
Independent  operation  can be restored  by  disabling  the  current  transducers;  this 
requires  changing  the  bias o r  removing  the  excitation.  Only two interconnections, a 
ground  and  point Y, are required  between  modules. 
There are two major  sources of error  introduced by  this  circuit.  The first e r r o r  
is due  to  the  current  transducers  not  being  matched.  This  mismatch  causes an e r r o r  
in  the  sensing of the  output  current,  which  in turn causes  the  paralleling  circuit  to at- 
tempt  to  regulate  to an  unbalance  current.  The  second  error is drift  in  the  amplifier, 
primarily  the Q, - R3 current  source,  which causes an effect in the output (V ) of the 
paralleling  circuit.  Therefore, 
P 
'p = K3, A "0, A + 'offset 
and 
6 
Ill 
-~ 
Thus,  this  offset  voltage,  caused  by  the  circuit  drift,  appears  the s 'ame as a ch kange in 
vSP and  causes a change in the  output  voltage,  even  when it is not  in  parallel  operation, 
and also  causes a current  unbalance.  Current  transducer  unbalance  causes a term  in  
V similar  to P 
which  does  not  affect  the  output  voltage. 
Variations  in  the  converter  parameters,  such as internal  impedance Zint, supply 
sensitivity i3Eint/aVdc, the no-load open-loop voltage regulator gain aEint/i3Vo etc. , 
and the  paralleling  circuit  gain i3Eint/i3 AI ha:re little effect  since  they are inside  the 
feedback  loop (fig. 1). These  effects  can be reduced by increasing  the  paralleling  cir- 
cuit  gain. 
DC TO AC INVERTER PARALLELING 
The  block  diagram of figure 1 and  the  equations  developed  from it apply  for  invert- 
ers, except  for  some  phase  effects  which  must  be  considered.  One  phase  problem is 
the  phase  shift  between  the  internal  voltage Eint of the  inverters.  If the  internal  volt- 
ages are not  precisely  in  phase  (synchronized),  then  there will be a voltage  difference 
AEint as illustrated in figure 3. This AEint cannot be eliminated by changing the 
Figure 3. - Differential internal voltage caused by inverter internal 
phase shift. 
magnitudes of the  output  voltage so an  unbalance  current  results.  The  phase  must be 
controlled,  either by a feedback  technique o r  by a synchronizing signal. In these  in- 
verters,  the  frequency  reference  signals are synchronized  for all the  paralleled  in- 
verters,  and  the  phase  shift  in  the  inverter,  largely  due  to  the  output filter, is held to 
a small  value,  typically *1/2O. 
If it is assumed  that  the  internal  voltages are in  phase  and  the  internal  impedance 
is resistive,  then  the  unbalance  current  will  be  in  phase  with  the  internal  voltage.  The 
output  current of each  inverter is 
7 
and 
Therefore, 
~ 
All these quantities are vectors, but since Eint is in phase with Eint and Zint is 
not reactive, the AI is in phase with Eint,A. If Zint is small compared to the load 
impedance, then Eint is nearly in phase with eo an3 AI, regardless of the load power 
factor, and this second possible phase problem can be ignored. If Zint is not re- 
sist ive,  there will  be a phase shift between AI and eo An R-C lead o r  lag network 
could be used to  cancel  this  phase  shift,  but  phase  shifts of *25O can  generally  be  ig- 
nored.  This  magnitude of phase shift results only  in  an  effective  decrease (of less than 
10 percent)  in  the  paralleling  cicruit  gain.  The  internal  impedance of the test inverters 
was resistive. 
The  inverter  paralleling  system (shown in  fig. 4)  consists  basically of a ring of 
current  transformers  whose  secondaries are connected in series. These  transformers 
are identical so  a current Io(N /N ) flows in each secondary, where Np/Ns is the 
turns ratio and I is the output current of the inverter. 
P S  
0 
The feedback voltage V can be found by first determining the current IR which 
P 
flows in the burden. This analysis assumes no current flows into T2. The loading 
effect of T2  appears  only as a slight  reduction  in  the  value of the burden  resistor. 
It can be  seen  from  figure 4 that 
8 
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Figure 4. - Inverter paralleling system. 
where Is is a current which circulates around the ring: 
n 
j=A N s O j  N, 
0 
1 "  =Is +-  I 
n j=A Rj 
From  Kirhoff's  voltage  low, 
n 
VR = o  
j=A j 
where VR is the voltage across each burden. Since 
VR = RIR 
9 
then 
so  from 
= o  
I = - I  NP - S 0 
NS 
then 
- ” N (AIo,A 
NS 1 
Assuming a turns ratio N,!JN; for T2 gives 
N; v =-v 
Nb R 
and 
N N’ 
- P S  
Ns Nb 
”- “o,A 
This  voltage is added to  the  output  voltage by transformer  T2. 
Unequal turns ratios  in  the  current  transformer  will  cause the circuit  to regulate to 
a slightly unbalanced output current. Components R1, TI, and T2 affect only the gain, 
and there are no drift problems as in  the  converter  paralleling  problems  which  affect 
the output  voltage.  The  circuit  can be disabled by shorting  the  current  transformer 
secondary  in  each  inverter, o r  by saturating  the  current  transformer  core by  applying a 
bias  to  an  auxiliary  winding.  Both  methods were successfully  used  in this program. 
10 
The  inverter  paralleling  circuit  required  four  interconnections  between  inverters 
and a ground.  The  four  interconnections are used  for  the  frequency  reference  signal, 
a synchronizing signal, and  the two current  transformer  connections. 
APPARATUS AND PROCEDURE 
The test circuit  for all the  paralleling tests is shown  in  figure 5. Both  units  were 
operated  from a common  input  power  source, and the synchronizing  buses  from  each 
Synchronous  signal  (inverter  only) 
I 
Figure 5. - Block d i a g r m  of test setup for paralleling ac or dc system. 
inverter  were connected  together.  Each  inverter  has a frequency  reference,  but  for 
synchronized  operation the reference  from  one  inverter is used  to  control all the  in- 
verters. The converter system does not require synchronization. Output voltage, cur- 
rent,  and  watts  were  measured  for  each  converter or  inverter.  Also, the tie bus could 
be opened  to test the open-loop  gain of the current  sharing  regulators. 
The  converter and inverter  modules  including their paralleling  circuits  were 
forced-air-cooled  breadboards  operating at room  ambient  temperature. 
The  feedback  circuits  gains were adjusted  for  matched  regulation  curves  before 
paralleling.  The  output  voltage set points were varied  to  obtain the initial  output  voltage 
offset. The modulation  controls  in the inverter could be adjusted  to  change the relative 
phase shift. Load  sharing  performance is reported  for  only  pairs of inverters o r  con- 
verters.  Several  units  were  then  paralleled  to  verify  stability and  multiple  unit  parallel 
operation. 
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RESULTS AND DISCUSSION 
Paralleled Converter Performance 
The  performance of two converters  operating  in parallel is shown  in figure 6 .  The 
lower  curve  shows  the  performance if  the  output  voltages are precisely  balanced at no 
load  with  the tie bus  open and then  paralleled.  This  condition,  balanced  output  voltages, 
results in AVsp,A = 0 in equation (ll), which is restated as 
If "sp,A = 0, then from equation (11) AI must also be zero. The unbalance in- o,A 
dicated  in  the  lower  curve of figure 6 is not  predicted  by  equation  (27)  but is due  to  cur- 
Desi% limit (0.1 per unit) 
.25 
Zero initial unbalance 
Average output current, 
Figure 6. - Current unbalance  for two parallel  converters. 
rent  transducer  unbalance and the  slight  difference  in  converter  parameters. At the 
full rated converter  output  current of 5.5  amperes,  the  unbalance is 0.21  ampere  or 
3.8  percent of full load.  The  design  goal  for  maximum  unbalance is 10  percent  per  unit 
(full  load)  current. 
The  upper  curve  in  figure 6 shows  the  additional  effect of an initial  2.5  volt AEint. 
Equation (ll), using  previously  determined (ref. 1) converter  parameters,  predicts a 
paralleling  circuit  gain  K3 of -10.4  volts  per  ampere  to  limit  the  unbalance  to  0.1  per 
unit  current.  The  experimentally  determined  gain  for  one  converter  (shown  in  fig. 7) 
varies  between -9.3 and - 15  volts  per  ampere.  The  gain  was  determined  by  operating 
the  converters  with  the  paralleling  circuits  operating but the  output  busses  unparalleled. 
Unbalance w a s  controlled  by  varying  the  loads  independently,  and  the  output  voltage dif- 
12 
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Figure 7. - Converter paralleling circuit  gain as  function of load. 
ference was then measured. A correction due to the effect of Zint was also required. 
The  variation  in  gain is not  important, as long as the  gain is approximately  the 
desired  10.4  volts  per  ampere.  However,  varation  in  the  gain-output  current  charac- 
terist ic between  different  converters  accounts  for  the  error  shown  in  the  lower  curve of 
figure 6. The  additional error due  to  initial  unbalance agrees closely  with  the  pre- 
diction of equation (14). An initial  output  voltage  unbalance of 5  volts, AEint = 2.5  volts, 
results  in a total  unbalance of 0.4  ampere o r  7.2  percent of the  full-load  current. 
The  internal  impedance (Zint) of the  converter is approximately 2 ohms  from ful l  load 
to  20-percent  load  and  then  increases  rapidly to 500 ohms at 3.0-percent  load.  This  in- 
c rease  in Zint accounts  for  the  decreased  unbalance  current below a 0.5-ampere  load 
current.  The  difference  in  the  point at which  each  converter's  output  impedance  begins 
increasing  may  cause  the  increased  unbalance  around  an  0.8-ampere  average  output 
current. 
A major problem in the paralleling circuit was  drift,  primarily  in the R3 - Q1 cur- 
rent  source.  This  drift  caused  day  to  day  variations in the  output  voltage,  in a paralleled 
o r  nonparalleled  mode, of 5  volts. 
Because of the  large  time  constant  (>lo0  msec) of t h e   o u t p t  filter, the  load  switching 
had  no  noticeable  effect on the  transient  performance.  Switching  in  and  out of parallel 
operation was  stable  for all loads  from open circuit .to short   circuit .  
Large  capacitor  loads as well as the  output filter capacitors of other  converters  in 
a paralleled  system would cause  output  transistor  failures  in  the  converter  due to the 
slow  response of the  over  current  circuit.  This  was  not a fault of the  paralleling  cir- 
cuit. 
The six available converters were operated  in  parallel.  Load  sharing w a s  within 
the  specified  10  percent,  but  the  output filter capacitance had to be reduced  to  eliminate 
failures as noted  previously. 
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Paralleled  Inverter  Performance 
The  ac  paralleling  circuit is less complex  and  more  accurate  (typically  5.6 as 
against 7.4 percent  current  unbalance  for  the  dc  circuit)  than  the  dc  circuit. Also, it re- 
quires  no external power  supply,  and it consumes a maximum of 1/4 watt  from  the  in- 
verter  output.  The  performance of the  system  with  matched  no-load  output  voltage  and 
no  phase  shift  in  the  internal  voltage (Eint) is shown  in  figure  8.  The  maximum un- 
balance (AI) is approximately 0.12 ampere o r  1 . 2  percent of the  full-load  current 
(9.8 A at 0.7 power  factor).  This  slight  error is probably  the  result of current  trans- 
Power factor, 
PF Rated current, 
0 1.0 
a .7 
0.7 PFy.4 
I 
I 
Average load current, q, A 
Figure 8. - Current  unbalance for two parallel  inverters. 
former and inverter  parameter (Zint, K1,  K3) differences.  Figure  9  shows  the  effects 
of both an initial  voltage  and a phase  unbalance. A phase  shift  results  in a circulating 
current  that  flows  between  the two inverters at 90' to  the  output  voltage  (fig. 3), which 
the  paralleling  circuit  cannot  correct.  The  effect of this  circulating  current on the  total 
output  current of the  inverter  decreases as the  load  increases  because  there is a large 
phase  difference  between  the  load  current  and  the  circulating  current,  which are added 
vectorially.  The  unbalance  in figure 9 does  not  decrease as the  load  increases as 
would be predicted,  probably  because of other  unbalances  (fig. 8). 
An initial  output  voltage  unbalance  caused an e r r o r  of approximately  0.35  ampere 
(3.5  percent of rated  full-load  current) as shown in figure  9.  The  paralleling  circuit 
has a gain of approximately  6  volts  per  ampere  (aEint/a AIo). When this gain and 
the known inverter  parameter are used,  the  current  unbalance  for a 2. &volt AEint 
should  be 0.42 ampere (4.2 percent of full-load  current)  independent of the  load.  The 
two  inverters were tested  with  the  load  varying  between 0 and  150 percent  rated,  the 
power  factor  varying  from  0.05  to 1 . 0  for  a  5-volt  initial  unbalance (2. 5 V AEint),  and 
a phase  shift of lo. The  maximum  unbalance w a s  0.55  ampere o r  5.6  percent. 
Transient  response of a parallel  inverter  system was similar  to a nonparallel  sys- 
tem.  Load  switching  transients were not  shared  because  the  paralleling  circuit was 
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Figure 9. - inverter  current  unbalance as affected by initial voltage unbalance 
or  phase shift. 
not  designed  for  transient  performance.  Internal  current  limits (ref. 2) controlled  the 
maximum  currents, and the  bus  voltage  was  not  significantly  different  from  the non- 
parallel  case.  Switching  in  and  out of parallel  operation  resulted  in a 2-percent o r  
less transient  change  in  the  output  voltage.  Operation  during  overloads  and  short  cir- 
cuits  was  controlled  by  the  internal  inverter  current  limits  and w a s  not  affected  by  the 
paralleling  circuit. 
Three  inverters were operated  in  parallel  to  produce a 3.4-kilovolt-ampere  single- 
phase  system, and six inverters were operated as a 3  phase  6.8-kilovolt-ampere 
Y-connected  system. 
SUMMARY OF RESULTS 
Load-sharing  circuits  developed  in  conjunction  with a modular  ac o r  dc  pulse-width- 
modulated  solid-state  inverter-converter  system were tested.  The  circuits  were  de- 
signed  to  provide  load  sharing  within 10 percent of rated-load  current  by  using  feedback 
techniques. 
In tests run on two paralleled  converters,  the  unbalance  current w a s  3.8  percent of 
the  rated-load  current i f  the  converters  were  initially  balanced and 7 . 4  percent  for  an 
initial  output  voltage  unbalance of 5  volts  (rated  output, 150 V dc).  The  unbalance  cur- 
rent of 3.8  percent  for  initially  balanced  converters  was  largely  due  to  slight  differences 
in  the  paralleling  circuit  current  transducers.  Also, a drift  problem  in  the  paralleling 
circuit  caused  daily  output  voltage  variations of 5 volts,  even  in  nonparalleled  operation. 
For  two initially  balanced  inverters,  the  unbalance w a s  1 .2  percent. A 5-volt 
(120-V rated  output)  initial  unbalance and 1' phase  shift  caused a 5.6-percent  current 
unbalance. This circuit was completely passive, required no power supply, and con- 
sumed less than 1/4 watt from  the  inverter  output. 
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The  analytical  solution  developed  compared  well  with  the test results.  For  example, 
a 4.2-percent  unbalance  in  output  current  was  predicted,  and a 3.5-percent  unbalance 
was  measured. 
The  inverter  paralleling  required  only 4 interconnections,  plus  ground,  between 
inverters. The converter circuit requires only two interconnections. Phase shift in 
the  inverter  was  controlled  by  internally  synchronizing  the  inverters. 
Transient  performance of the  inverters and converters  was  not  noticeably  affected 
by the load-sharing  circuits. 
Lewis  Research  Center, 
National  Aeronautics  and  Space  Administration, 
Cleveland, Ohio, January 19, 1972, 
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